Skip to content
Snippets Groups Projects
Commit a470a307 authored by BAZIN Jean-Noel's avatar BAZIN Jean-Noel
Browse files

update constraints in tcl and image path in sobelsys

parent cf0f45f6
No related branches found
No related tags found
No related merge requests found
...@@ -41,9 +41,13 @@ if {[string equal [get_filesets -quiet sources_1] ""]} { ...@@ -41,9 +41,13 @@ if {[string equal [get_filesets -quiet sources_1] ""]} {
create_fileset -srcset sources_1 create_fileset -srcset sources_1
} }
# Create 'constrs_1' fileset (if not found) # Create 'constrs_Nexys4' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} { if {[string equal [get_filesets -quiet constrs_Nexys4] ""]} {
create_fileset -constrset constrs_1 create_fileset -constrset constrs_Nexys4
}
if {[string equal [get_filesets -quiet constrs_Nexys4DDR_A7] ""]} {
create_fileset -constrset constrs_Nexys4DDR_A7
} }
# Set IP repository paths # Set IP repository paths
...@@ -57,14 +61,15 @@ add_files -quiet $src_dir/hdl ...@@ -57,14 +61,15 @@ add_files -quiet $src_dir/hdl
add_files -quiet [glob -nocomplain ../src/ip/*/*.xci] add_files -quiet [glob -nocomplain ../src/ip/*/*.xci]
# Add constraints # Add constraints
add_files -fileset constrs_1 -quiet $src_dir/constraints add_files -fileset constrs_Nexys4 -quiet $src_dir/constraints/Nexys4_Sobel.xdc
add_files -fileset constrs_Nexys4DDR_A7 -quiet $src_dir/constraints/Nexys4VideoA7_Sobel.xdc
# Refresh IP Repositories # Refresh IP Repositories
#update_ip_catalog #update_ip_catalog
# Create 'synth_1' run (if not found) # Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} { if {[string equal [get_runs -quiet synth_1] ""]} {
create_run -name synth_1 -part $part_num -flow {Vivado Synthesis 2014} -strategy "Flow_PerfOptimized_High" -constrset constrs_1 create_run -name synth_1 -part $part_num -flow {Vivado Synthesis 2014} -strategy "Flow_PerfOptimized_High" -constrset constrs_Nexys4
} else { } else {
set_property strategy "Flow_PerfOptimized_High" [get_runs synth_1] set_property strategy "Flow_PerfOptimized_High" [get_runs synth_1]
set_property flow "Vivado Synthesis 2014" [get_runs synth_1] set_property flow "Vivado Synthesis 2014" [get_runs synth_1]
...@@ -83,7 +88,7 @@ current_run -synthesis [get_runs synth_1] ...@@ -83,7 +88,7 @@ current_run -synthesis [get_runs synth_1]
# Create 'impl_1' run (if not found) # Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} { if {[string equal [get_runs -quiet impl_1] ""]} {
create_run -name impl_1 -part $part_num -flow {Vivado Implementation 2014} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1 create_run -name impl_1 -part $part_num -flow {Vivado Implementation 2014} -strategy "Vivado Implementation Defaults" -constrset constrs_Nexys4 -parent_run synth_1
} else { } else {
set_property strategy "Vivado Implementation Defaults" [get_runs impl_1] set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
set_property flow "Vivado Implementation 2014" [get_runs impl_1] set_property flow "Vivado Implementation 2014" [get_runs impl_1]
...@@ -105,6 +110,11 @@ set_property used_in_synthesis false [get_files ../src/hdl/tb_regUnit.vhd] ...@@ -105,6 +110,11 @@ set_property used_in_synthesis false [get_files ../src/hdl/tb_regUnit.vhd]
set_property used_in_synthesis false [get_files ../src/hdl/tb_sobelProc.vhd] set_property used_in_synthesis false [get_files ../src/hdl/tb_sobelProc.vhd]
set_property used_in_synthesis false [get_files ../src/hdl/tb_sobelSys.vhd] set_property used_in_synthesis false [get_files ../src/hdl/tb_sobelSys.vhd]
set_property constrset constrs_Nexys4 [get_runs synth_1]
set_property constrset constrs_Nexys4 [get_runs impl_1]
delete_fileset [ get_filesets constrs_1 ]
#puts "INFO: Project created:$proj_name" #puts "INFO: Project created:$proj_name"
# Comment the following section, if there is no block design # Comment the following section, if there is no block design
......
...@@ -181,7 +181,7 @@ begin ...@@ -181,7 +181,7 @@ begin
G_MemoryWidth => 8, G_MemoryWidth => 8,
G_MemoryDepth => 10000, G_MemoryDepth => 10000,
G_AddressWidth => 14, G_AddressWidth => 14,
G_InitFileName => "dancing_spider.txt" G_InitFileName => "../data/dancing_spider.txt"
) )
port map ( port map (
I_clk => S_clk_25MHz, I_clk => S_clk_25MHz,
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment