Skip to content
Snippets Groups Projects
Commit b82fcb52 authored by ARZEL Matthieu's avatar ARZEL Matthieu
Browse files

Correctifs synthe

parent 27f27583
No related branches found
No related tags found
No related merge requests found
Pipeline #25276 passed
......@@ -124,7 +124,7 @@ You should see where the errors are : wires ("signals") are missing to interconn
We want you to
1. run simulations to identify the function provided by each module,
2. edit the drawio file that you have in your *doc* folder and fill in the description of each module,
2. edit the drawio file that you have in your *doc* folder and fill in the description of each module, with the tool https://app.diagrams.net/. Then update the png file by exporting the diagram .drawio previously updated.
3. interconnect all the modules in *wave_generator.vhd*, but only once you have understood the role of each module.
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment